公司

关于芯原
管理团队
新闻发布
活动动态
合作伙伴
加入我们
商标
联系我们

投资者关系

董事成员
主要投资者
投资者联系
首页 IP 组合 HDMI2.0 TX PHY

The HDMI TX PHY is the physical layer of a single-link HDMI transmitter interface. The HDMI TX PHY comprises three data lanes and one clock lane to perform the serialization and transmission of video/audio data and control information. The PHY can support maximum data rates 6Gbps/lane to satisfy HDMI 2.0 protocol. The PHY is suitable for 30b, 60b, or 120b input data transfers.

For long trace signal transmission, the HDMI TX PHY contains programmable 3-tap FFE with auto-calibrated termination impedance. BIST function is integrated for production test.

Features

  • Programmable serialization, de-serialization data width: 8, 10, 16, 20 bit

  • Support link controller interface with 30, 60b, or 120b data access

  • Design in GLOBALFOUNDRIES 22nm FDX process

  • Support deep color mode -30/36/48-bits

  • Support RX sensing and Hot Plug Detect(HPD)

  • Support 3-D video formats

  • Support up to 1080p at 120Hz and 4K x 2K at 60Hz HDTV display resolutions

  • Programmable 3 tap Feed Forward Equalizer for extra-long cables

  • Compatible with HDMI 2.0/1.4 TX PHY protocol

  • Core area: 458627um^2

  • Power consumption:

    -  55mW@3.4Gbps

    -  73mW@6Gbps

HDMI2.0 TX PHY.jpg

搜索

联系

English

感谢您的订阅
感谢您通过邮件.订阅芯原的最新消息。在您等待我们网站的下次更新时,我们邀请您通过以下资源来了解芯原的更多信息。
一站式芯片定制服务
Vivante图形处理器IP
Vivante神经网络处理器IP
ZSP数字信号处理器IP
Hantro视频处理器IP
关于芯原
关闭