公司

关于芯原
管理团队
新闻发布
活动动态
合作伙伴
加入我们
商标
联系我们

投资者关系

董事成员
主要投资者
投资者联系

This PLL IP is a programmable Analog PLL suitable for high speed clock generation. The high speed VCO can run from 800MHz to 3200MHz. By proper configurations to different values according to different FREF, CLK will be locked at the multiples of input frequency. CLKO is CLK divided by DP.

The output clock has excellent jitter performance, and can be used as high speed clock generator in SoCs and provide clock for high accuracy ADC converters.

Features

  • Silicon proven in 22, 28, 40, 55, 65, 110, 130, 180nm from SMIC, HHgrace, GlobalFoundries and Samsung

  • Support integer mode, Fraction mode and Spread-Spectrum mode

  • Input reference range:10MHz~100MHz

  • VCO frequency range:

    -  800~3200MHz                        

  • Core Area:0.0678 mm^2  

  • Output VCO clock period jitter peak –peak value :+/-2.5% of output period

  • Internal Post-divider to provide wide range output frequency

  • Power consumption, current on AVDD:

    -  1mA typ@FVCO=1GHz,                       

    -  4mA typ@FVCO=3GHz
                           

PLL.jpg

搜索

联系

English

感谢您的订阅
感谢您通过邮件.订阅芯原的最新消息。在您等待我们网站的下次更新时,我们邀请您通过以下资源来了解芯原的更多信息。
一站式芯片定制服务
Vivante图形处理器IP
Vivante神经网络处理器IP
ZSP数字信号处理器IP
Hantro视频处理器IP
关于芯原
关闭