公司

关于芯原
管理团队
新闻发布
活动动态
合作伙伴
加入我们
商标
联系我们

投资者关系

董事成员
主要投资者
投资者联系

The LVDS transmitter is designed to support Single Link transmission between Host and Flat Panel Display with up to SXGA+ resolution and Dual Link transmission between Host and Flat Panel Display with up to UXGA resolution.

The IP converts 35-bit of CMOS/TTL data into LVDS data stream. The transmitter can be programmed for rising edge or falling edge clocks via a dedicated pin.

Features

  • Silicon Proven in 22,28,55,65,130n,180n from SMIC, Global Foundries and Samsung

  • Compatible with the National DS90CF386

  • Compatible with the TIA/EIA-644 standards

  • Converts 35 bits data to 5-pair LVDS data stream

  • Supports up to 1.05Gbps data rate for UXGA                 

  • Clock edge selectable


  • Wide dot clock range: 25 ~ 150MHz suited for VGA, SVGA, XGA, SXGA, SXGA+ and UXGA

  • Output range is changeable from 50mV to 400mV

  • Core area: 0.5430mm^2

  • Power consumption:

    -  175.4mW@1.05Gbps, prbs7 pattern
                                      




LVDSTX_PHY.jpg

搜索

联系

English

感谢您的订阅
感谢您通过邮件.订阅芯原的最新消息。在您等待我们网站的下次更新时,我们邀请您通过以下资源来了解芯原的更多信息。
一站式芯片定制服务
Vivante图形处理器IP
Vivante神经网络处理器IP
ZSP数字信号处理器IP
Hantro视频处理器IP
关于芯原
关闭