公司

关于芯原
管理团队
新闻发布
活动动态
合作伙伴
加入我们
商标
联系我们

投资者关系

董事成员
主要投资者
投资者联系

This 1-lane to 4-lane PCIE PHY includes all high-speed analog functions for high-speed data transport between chips over PCBs and high quality cables. It can support different data rates (2.5Gbps to 8Gbps) for compatible with PCIe1.1, PCIe2.1 and PCIe3.1 protocols. It is optimized for low power operation and is suitable for 8b, 10b, 16b, 20b input data path width.

For long trace signal transmission, the PCIe PHY contains programmable 3-tap FFE, CTLE and 5-tap DFE with adaptive algorithm. In-built Eye Monitor can help analysis internal high-speed signal and BIST function is useful for production test.

Features

  • Programmable 5 tap Decision Feedback Equalizer (DFE) to improve received signal integrity

  • Comprehensive power-down control to optimize power modes

  • Built-in Self-Test (BIST) features for production

  • Compatible with PCIe1.1, PCIe2.1 and PCIe3.1

  • Programmable TX Feed Forward Equalizer

  • Design in GLOBALFOUNDRIES 22nm FDX

  • Core area: 2042280um^2


  • Programmable serialization, de-serialization data width: 8, 10, 16, 20 bit

  • Adaptive algorithm for RX Analog Front End  (AFE) and DFE

  • Receiver detection and LOS detector circuitry

  • In-built Eye Monitor for link analysis

  • Power consumption:

    -  300mW@PCIe1.1

    -  380mW@PCIe2.1

    -  450mW@PCIe3.1




PCIE PHY.jpg

搜索

联系

English

感谢您的订阅
感谢您通过邮件.订阅芯原的最新消息。在您等待我们网站的下次更新时,我们邀请您通过以下资源来了解芯原的更多信息。
一站式芯片定制服务
Vivante图形处理器IP
Vivante神经网络处理器IP
ZSP数字信号处理器IP
Hantro视频处理器IP
关于芯原
关闭