公司

关于芯原
管理团队
新闻发布
活动动态
合作伙伴
加入我们
商标
联系我们

投资者关系

董事成员
主要投资者
投资者联系
首页 IP 组合 SD/EMMC PHY

The SD/EMMC PHY IP supports up to 208MHz which compliant with SDIO and EMMC specification. The SDIO/EMMC PHY includes DLL/Delay lines and IO. I/O input voltage is 3.3V, and signal voltage is within 3.3V/1.8V. Delay line supports dual data rate for DDR50, and single data rate for SDR104.

The DLL/Delay lines in SD/EMMC PHY IP support fine resolution, and the IP support bypass mode to control the delay lines.

Features

  • Include 1 clock, 1 bi-directional CMD, and 4 bi-directional DATA channel

  • Design in GLOBALFOUNDRIES 22nm FDX process

  • Data rate range: 50M~104MB/s

  • Supports up to 208MHz clock

  • Signal voltage supports 3.3/1.8V

  • IO driver supports 33/50/66/100Ω terminations, and default is 50Ω

  • Include high speed IOs and DLL/Delay lines

  • DLL/Delay lines support fine resolution

  • Core area: 62628.5um^2 (not include IO)

  • Power consumption:

    -  9mW@200MHz/signal voltage 1.8V

SDEMMC PHY.jpg

搜索

联系

English

感谢您的订阅
感谢您通过邮件.订阅芯原的最新消息。在您等待我们网站的下次更新时,我们邀请您通过以下资源来了解芯原的更多信息。
一站式芯片定制服务
Vivante图形处理器IP
Vivante神经网络处理器IP
ZSP数字信号处理器IP
Hantro视频处理器IP
关于芯原
关闭