Hantro VC9000D Multi-format Video Decoder
Hantro VC9000D enables 8K decoding with a smaller silicon single-core solution, or multi-core solution up to 8K@120fps, supporting AV1, HEVC, H.264, AVS3, AVS2, VP9 video formats, JPEG, and legacy formats.
VeriSilicon's Hantro VC9000D is based on silicon-proven VeriSilicon Hantro technology that has been widely developed in use cases that demand the most performance and quality from data centers to low power AIOT devices, in millions of smartphones, tablets, ARVR, automotive, set-top boxes, DTV’s and video cameras worldwide.
Hantro VC9000D provides semiconductor manufacturers a low risk solution for integrating high-performance video capability into their chips.
Video Format
Unified architecture supports multiple formats
AV1 main profile
HEVC Main10, Main, and Main Still Profiles
H.264 up to constraint High10 Profile
VP9 profile 0 and profile 2 (10-bit)
AVS3.0 main-10bit profile
AVS2.0 main/main10 profile
JPEG
Legacy formats: MPEG4, MPEG2, MPEG1, VC-1, H.263, VP8, VP7, VP6, RV10, RV9, RV8, AVS, AVS+, Sorenson, DIVX3/4/5/6, WebP
High Performance and throughput
Up to 8K@30fps performance with a single-core
Up to 8K@120fps with multiple cores
Up to 800 cycles BUS latency tolerance without performance impact
Up to 256 streams in a single device (with built-in RISC-V)
Maximally offloads the system CPU
Leading in PPA/Die Area for high performance solution
Versatile inline post processing
Bandwidth efficient solution by inline processing
Multiple post processing outputs with different algorithm and formats
High quality downscaling and programmable scaling kernel
RGB formats for AI models
Features for different application requirements
Error concealment and robustness
DDR efficiency and bandwidth saving
Low-latency decoding
Security and DRM support
Flexible HW configuration
HW configuration can be done for most video formats
Typical 1-4 cores or more in a device
PP different channels can have different features and restriction
Data caching and burst shaping for the best DDR efficiency in specific system
Bandwidth saving by reference frame & output frame compression
Optional MMU, encryption, and RISC-V core
Copyright © 芯原股份 保留所有权利。 沪ICP备17021161号
